Adjusting laser injections for fully controlled faults

<u>Franck Courbon^{1,2}</u>, Philippe Loubet-Moundi¹, Jacques Fournier³, Assia Tria³

¹ GEMALTO, Security Labs, @ La Ciotat, France

² Ecole des Mines de Saint-Etienne, CMP-GC/LSAS, @ Gardanne, France

³ CEA, CEA Tech Region, DPACA/LSAS, @ Gardanne, France,

COSADE 2014 Tuesday 15th April 2014



securitv to be free

Ecole



COSADE 2013 Fault Analysis Attack session

10:50 11:15	coffee break
	 session 2: Fault Analysis Attack Session chair: Alexandre Berzatti Defeating with Fault Injection a Combined Attack Resistant Exponentiation Benoît Feix (XLIM, Limoges University / Inside Secure, France), Alexandre Venelli (Inside Secure, France). Fault Attacks on Projective-to-Affine Coordinates Conversion Diana Maimut (École Normale Supérieure), Cédric Murdica (Secure-IC, Télécom ParisTech), David Naccache (Ecole Normale Supérieure), Mehdi Tibouchi (NTT Secure Platform Laboratories). Improved Algebraic Fault Analysis: A Case Study on Piccolo and Applications to Other Lightweight Block Ciphers Fan Zhang (University of Connecticut, USA), Xinjie Zhao (Ordnance Engineering College, China, and The Institute of North Electronic Equipment), Shize Guo (The Institute of North Electronic Equipment, China), Tao Wang (Ordnance Engineering College, China), Zhijie Shi (University of Connecticut, USA)



COSADE 2013 Fault Analysis Attack session

10:50 11:15	coffee break				
	session 2: Fault Analysis Attack				
	Session chair: Alexandre Berzatti				
11:15	Defeating with Fault Injection a Combined Attack Resistant Exponentiation Benoît Feix (XLIM, Limoges University / Inside Secure, France), Alexandre Venelli (Inside Secure, France).				
	<u>Fault Attacks on Projective-to-Affine Coordinates Conversion</u> Diana Maimut (École Normale Supérieure), Cédric Murdica (Secure-IC, Télécom ParisTech), David Naccache (Ecole Normale Supérieure), Mehdi Tibouchi (NTT Secure Platform Laboratories).				
	Improved Algebraic Fault Analysis: A Case Study on Piccolo and Applications to Other Lightweight Block Ciphers Fan Zhang (University of Connecticut, USA), Xinjie Zhao (Ordnance Engineering College, China, and The Institute of North Electronic Equipment), Shize Guo (The Institute of North Electronic Equipment, China), Tao Wang (Ordnance Engineering College, China), Zhijie Shi (University of Connecticut, USA)				



]		Fault Model			
			-	Large Faults	Two Faults	Known Fault		
				Section 4	Section 5	Section 6		
	COSADE 2013 /		Double-and-Add	×	×	×		
			Double-and-Add always	×	×	×		
			Signed Digit method	×	×	X		
		ECSM	Sliding Window	×	×	×		
			Signed Sliding Window	×	×	×		
			Montgomery Ladder	\checkmark	\checkmark	\checkmark		
			co-Z Montgomery Ladder	×	×	×		
			Random Projective Coordinates	1	\checkmark	×		
10:50	coffee break		before the ECSM	v	v	^		
11:15	сопее ргеак		Random Projective Coordinates	1	\checkmark	\checkmark		
			after the ECSM	v	v	v		
	session 2: Fault Analysis Attack Session chair: Alexandre Berzatti	Countermeasures	Random Curve Isomorphism	\checkmark	\checkmark	×		
			Scalar Randomization	\checkmark	\checkmark	×		
			Point Blinding	\checkmark	\checkmark	\checkmark		
			Point Verification	×	×	×		
			before the conversion					
			Point Verification	\checkmark	\checkmark	\checkmark		
	Defeating with Fault Injection a Combined A		after the conversion		-			
	Benoît Feix (XLIM, Limoges University / Insice and Andreas							
	(Inside Secure, France).							
	Fault Attacks on Projective-to-Affine Coordin							
12:30	Diana Maimut (École Normale Supérieure),	Cédric Murdica (Se	ecure-IC, Télécom					
	ParisTech), David Naccache (Ecole Normale Supérieure), Mehdi Tibouchi (NTT							
	Secure Platform Laboratories).							
	Improved Algebraic Fault Analysis: A Case S	tudy on Piccolo an	d Applications to					
	Other Lightweight Block Ciphers							
	Fan Zhang (University of Connecticut, USA), Xinjie Zhao (Ordnance Engineering							
College, China, and The Institute of North Electronic Equipment), Shize Guo (The Institute of North Electronic Equipment, China), Tao Wang (Ordnance Engineering College, China), Zhijie Shi (University of Connecticut, USA)								



					Fault Model			
				Large Faults	Two Faults	Known Fault		
				Section 4	Section 5	Section 6		
	COSADE 2013		Double-and-Add	Section 4 ×	Section 5	Section 6		
			Double-and-Add always	×	×	- ^		
			Signed Digit method	×	×	×		
		ECSM	Sliding Window	× ×	×	×		
		ECSM	Signed Sliding Window	× ×	× ×	×		
			Montgomery Ladder	× ✓	~	\sim		
			co-Z Montgomery Ladder	v ×	×	× ×		
			Random Projective Coordinates	~	^			
10.50			before the ECSM	\checkmark	\checkmark	×		
10:50	coffee break		Random Projective Coordinates					
11:15	correct break		after the ECSM	\checkmark	\checkmark	\checkmark		
			Random Curve Isomorphism	\checkmark	\checkmark	×		
	session 2: Fault Analysis Attack	Countermeasures	Scalar Randomization	✓ ✓	√	×		
			Point Blinding	✓ ✓	↓	\checkmark		
	Session chair: Alexandre Berzatti		Point Verification	×	×	• • • • • • • • • • • • • • • • • • •		
			before the conversion			×		
			Point Verification					
	Defection with Early Interation - Combined A		after the conversion		\checkmark	\checkmark		
	Defeating with Fault Injection a Combined A		Table 2. Synthesis of	of the attacks				
	Denote terx (ALIM, Enhoges Oniversity / Insice secure, rearray, rearrange rearray							
	(Inside Secure, France).							
11.1	Fault Attacks on Projective-to-Affine Coordinates Conversion							
11:15								
12:30								
	ParisTech), David Naccache (Ecole Normale Supérieure), Mehdi Tibouchi (NTT							
	Secure Platform Laboratories).							
		na la practa	I A BLAND AND AND					
	Improved Algebraic Fault Analysis: A Case S	study on Piccolo ar	nd Applications to					
	Other Lightweight Block Ciphers							
	Fan Zhang (University of Connecticut, USA), Xinjie Zhao (Ordnance Engineering							
	College, China, and The Institute of North El							
	Institute of North Electronic Equipment, Chi		nance Engineering					
	College, China), Zhijie Shi (University of Conn							



					Fault Model	
			-	Large Faults	Two Faults	Known Fault
				Section 4	Section 5	Section 6
	COSADE 2013		Double-and-Add	×	×	×
			Double-and-Add always	×	×	×
			Signed Digit method	×	×	×
		ECSM	Sliding Window	×	×	×
			Signed Sliding Window	×	×	×
			Montgomery Ladder	\checkmark	\checkmark	\checkmark
			co-Z Montgomery Ladder	×	×	×
			Random Projective Coordinates	\checkmark	 Image: A set of the set of the	×
10:50	coffee break		before the ECSM	v	v	^
11:15	сопее ргеак		Random Projective Coordinates	 Image: A set of the set of the	 Image: A set of the set of the	\checkmark
			after the $ECSM$	v	v	v
	session 2: Fault Analysis Attack Session chair: Alexandre Berzatti	Countermeasures	Random Curve Isomorphism	\checkmark	\checkmark	×
			Scalar Randomization	✓	✓	×
			Point Blinding	\checkmark	\checkmark	\checkmark
			Point Verification	×	×	×
			before the conversion			
			Point Verification	\checkmark	\checkmark	\checkmark
	Defeating with Fault Injection a Combined A		after the conversion	6 +1 + +1 -		
	Benoît Feix (XLIM, Limoges University / Insic	, , ,	Table 2. Synthesis of	of the attacks		
	(Inside Secure, France).					
	Fault Attacks on Projective-to-Affine Coordin					
12:30	Diana Maimut (École Normale Supérieure),					
	ParisTech), David Naccache (Ecole Normale	e Supérieure), Meh	di Tibouchi (NTT			
	Secure Platform Laboratories).					
	Improved Algebraic Fault Analysis: A Case S	itudy on Piccolo an	nd Applications to			
	Other Lightweight Block Ciphers Fan Zhang (University of Connecticut, USA), Xinjie Zhao (Ordnance Engineering College, China, and The Institute of North Electronic Equipment), Shize Guo (The Institute of North Electronic Equipment, China), Tao Wang (Ordnance Engineering					
<u>/</u>						
	College, China), Zhijie Shi (University of Connecticut, USA)					



			Г		P. 1. M. 1.1		
			-	T D L	Fault Model	The De Li	
				Large Faults	Two Faults	Known Fault	
		[Section 4	Section 5	Section 6	
	COSADE 2013		Double-and-Add	×	×	×	
			Double-and-Add always	×	×	×	
			Signed Digit method	×	×	×	
		ECSM	Sliding Window	×	×	×	
			Signed Sliding Window	×	×	×	
			Montgomery Ladder	\checkmark	\checkmark	\checkmark	
			co-Z Montgomery Ladder	×	×	×	
			Random Projective Coordinates	\checkmark	\checkmark	×	
10:50			before the ECSM	V	V	^	
11:15	coffee break		Random Projective Coordinates	\checkmark	~	\checkmark	
			after the ECSM			v	
		Countermeasures	Random Curve Isomorphism	\checkmark	\checkmark	×	
	session 2: Fault Analysis Attack	Countermeasures	Scalar Randomization	\checkmark	\checkmark	×	
	Session 2. Fault Analysis Attack		Point Blinding	\checkmark	\checkmark	\checkmark	
			Point Verification	×	×	×	
	Session chair: Alexandre Berzatti		before the conversion			^	
			Point Verification	\checkmark	\checkmark	\checkmark	
	Defeating with Fault Injection a Combined /	4	after the conversion		v	v	
	Benoît Feix (XLIM, Limoges University / Insi		Table 2. Synthesis of	of the attacks			
	(Inside Secure, France).						
	3	Fault Mode	-1				
11:15	Fault Attacks on Projective-to-Affine	raute mout	71				
12:30	Diana Maimut (École Normale Supéri						
	ParisTech), David Naccache (Ecole N The	e fault model ass	umed for AFA on Piccolo in	n this paper	is described	d as follows.	
	Secure Platform Laboratories).			1 1			
		The advorgary	can choose the plaintext	to be oper	wated and	obtain the	
	Improved Algebraic Fault Analysis: A		-		ypted and	obtain the	
	Other Lightweight Block Ciphers	corresponding c	correct and faulty cipherter	xt.			
Y	Fan Zhang (University of Connecticut —	The adversary	can inject a fault. So one	of the nibb	oles at the	input of F	
College, China, and The Institute of N functions in the 23rd round is wrong, as shown in Fig. 3. If							
						· ·	
	College (bina) 7bijie Shi (University c						
- The adversary knows the fault position but does not know the						act location	
	nor the value of faults. In other words, he can specify which round to inject						
	the faults, but has no control either on which byte or nibble to be altered,						
	nor on the values.						






COSADE 2013			ļ	T 10 1. 1	Fault Model	IZ D L	
				Large Faults	Two Faults	Known Fault	
		L		Section 4	Section 5	Section 6	
	COSADE ZUISI		Double-and-Add	×	×	×	
			Double-and-Add always	×	×	×	
			Signed Digit method	×	×	×	
		ECSM	Sliding Window	×	×	×	
			Signed Sliding Window	×	×	×	
			Montgomery Ladder	\checkmark	\checkmark	\checkmark	
	1		co-Z Montgomery Ladder	×	×	×	
			Random Projective Coordinates	 Image: A set of the set of the	\checkmark	×	
10:50	coffee break		before the ECSM	v	v	^	
11:15	conee break		Random Projective Coordinates	\checkmark	\checkmark	\checkmark	
			after the ECSM	v	v	v	
	session 2: Fault Analysis Attack Session chair: Alexandre Berzatti	Countermeasures	Random Curve Isomorphism	\checkmark	\checkmark	×	
		Countermeasures	Scalar Randomization	\checkmark	\checkmark	×	
			Point Blinding	\checkmark	\checkmark	\checkmark	
			Point Verification	×	×	×	
			before the conversion	^	^	^	
			Point Verification	 Image: A set of the set of the	\checkmark	\checkmark	
	Defeating with Fault Injection a Combined /	4	after the conversion		v	v l	
	Benoît Feix (XLIM, Limoges University / Insice,, Table 2. Synthesis of the attacks						
	(Inside Secure, France).	,					
	3	Fault Mode	5]				
11:15	Fault Attacks on Projective-to-Affine	rault mout	31				
	Diana Maimut (École Normale Supéri						
		e fault model ass	umed for AFA on Piccolo in	n this paper	is described	d as follows.	
	Secure Platform Laboratories).			1 1			
		The adversary	can choose the plaintext	to be oper	unted and	obtain the	
	Improved Algebraic Fault Analysis: A		-		ypted and	obtain the	
	Other Lightweight Block Ciphers	corresponding c	orrect and faulty cipherte:	xt.			
Y	Fan Zhang (University of Connecticut —	The adversary	can inject a fault. So one	of the nibb	oles at the	input of F	
	College, China, and The Institute of N		-			-	
	Institute of North Electronic Equipment assumption can be further weaken when extending our AFA to more roum College, China), Zhijie Shi (University c						
- The adversary knows the fault position but does not know the e						act location	
	nor the value of faults. In other words, he can specify which round to inject						
	the faults, but has no control either on which byte or nibble to be altered,						
	nor on the values.						





Fault Models in real life





9 | Adjusting laser injections for fully controlled faults

Fault Models in real life







10 | Adjusting laser injections for fully controlled faults



×Trends and Motivations

× Equipment & Technology

× Results

×Laser fault correlation with physical transistors implementation

×Results summary and conclusion




Trends and Motivations



Skorobogatov

Techno node	1200nm
SRAM cell size	~20µmx20µm (6T)
Spot size	~10µm




	Skorobogatov	Roscian & Al.
Techno node	1200nm	250nm
SRAM cell size	~20µmx20µm (6T)	9μmx4μm (5T)
Spot size	~10µm	~1µm

CHES 2002 COSADE 2013


14 | Adjusting laser injections for fully controlled faults




	Skorobogatov	Roscian & Al.	
Techno node	1200nm	250nm	90nm
SRAM cell size	~20µmx20µm (6T)	9µmx4µm (5T)	3µmx1.5µm (6T)
Spot size	~10µm	~1µm	~1µm



15 | Adjusting laser injections for fully controlled faults




Motivations



× We target:

- The synthesized logic of a recent technology chip (90nm)
- × A gate with a large number of transistors (>20T)
- × A standard cell critical for security, flip flop gate
 - × Key & data registers, internal coprocessor states






× We target:

- The synthesized logic of a recent technology chip (90nm)
- × A gate with a large number of transistors (>20T)
- × A standard cell critical for security, flip flop gate
 - × Key & data registers, internal coprocessor states
- Extented numbers of theoretical sensitivity zones, complex simulation

Fault model?



Courtesy of Roscian & Al.





Equipment and technology



Flexible laser platform

Wavelength: 1064nm

×Spot size: About 1µm

×Energy : Dozens of nJ

×Backside approach

×50x objective




×3-Axis stage with submicrometer resolution




Device under test and scenario

- × Techno node: 90nm
- × Open sample
 - × Write/read register
 - × 8 bits
- Static" perturbation of registers
 No timing considerations
- After a global chip scanning with a large spot size and scan step, the register area is found
- Laser parameters are adapted to get a maximum of generated photo-current and a single gate effect
- × Experiments performed on a restricted area
 - × 1µm step












Forcing bits vs. laser spot location

- × Blue: '0' to '1' sensitive position, bit-set area
- × Orange: '1' to '0' sensitive position, bit-reset area
- × Gray: No effect






Init at "1111 1111"






Forcing bits vs. laser spot location


- × Blue: '0' to '1' sensitive position, bit-set
- × Orange: '1' to '0' sensitive position, bit-reset
- × Gray: No effect



Init at "0000 0000"




Init at "1111 1111"



× One shot over one position forces a bit to one distinct value





- × Blue: '0' to '1' sensitive position
- × Orange: '1' to '0' sensitive position
- × Gray: No effect
- × Register initialized at '00001111'






- × Blue: '0' to '1' sensitive position
- × Orange: '1' to '0' sensitive position
- × Gray: No effect
- × Register initialized at '00001111'








- × Blue: '0' to '1' sensitive position
- × Orange: '1' to '0' sensitive position
- × Gray: No effect
- × Register initialized at '00001111'





- × Blue: '0' to '1' sensitive position
- × Orange: '1' to '0' sensitive position
- × Gray: No effect
- × Register initialized at '00001111'



× With a fine tuned energy, only '1' to '0' transitions are possible

 \times Targeting the zone with this energy leads to clear the register





Laser fault correlation with physical transistors implementation




Getting physical transistors implementation

As the laser effects are linked to the underlying hardware implementation

×Invasive approach to retrieve transistors/gate location



×We get the transistors' wells location






Highlighting laser and physical parameters

× PMOS and NMOS columns are highlighted

× p-wells are larger than n-wells


×Gate and spot area are also given





Fault correlation with transistors implementation

×We overlay the fault mapping and the SEM image



'1 to 0' transitions are present over NMOS transistors'0 to 1' transitions are present over PMOS transistors




More information can be obtained...

× PMOS/NMOS laser sensitivity difference

×Gates orientation

× Half of the bits have their bit-set sensitive part on the left of the bit-reset sensitive part



It can help for reverse engineering



Conclusion & Future work



Conclusion

×By adjusting laser location or energy level we can control with a 100% success rate bit values in a - 90nm - register

 Our results shown a direct dependancy between fault model injection and gate implementation

Single bit set and single bit reset must be considered for any attack



Fault Models in real life








36 | Adjusting laser injections for fully controlled faults

Fault Models in real life








Next step

×How to find registers over the chip?

× Poster paper to appear in the proceedings of HOST 2014:

"Increasing the efficiency of laser fault injections using fast gate level reverse engineering"

by Franck Courbon, Philippe Loubet-Moundi, Jacques Fournier and Assia Tria







Thank you for your attention





